

**ARTIX-7 FPGA
Development Board
AX7203B
User Manual**



Version Record

Version	Date	Release By	Description
Rev 1.2	2020-10-30	Rachel Zhou	First Release


Table of Contents

Version Record	2
Part 1: FPGA Development Board Introduction	6
Part 2: AC7200 Core Board Introduction	9
Part 2.1: FPGA Chip	10
Part 2.2: Active Differential Crystal	12
Part 2.3: 200Mhz Active Differential clock	12
Part 2.4: 148.5Mhz Active Differential Crystal	13
Part 2.5: DDR3 DRAM	15
Part 2.6: QSPI Flash	19
Part 2.7: LED Light on Core Board	21
Part 2.8: Reset Button	22
Part 2.9: JTAG Interface	23
Part 2.10: Power Interface on the Core Board	24
Part 2.11: Board to Board Connectors	25
Part 2.12: Power Supply	32
Part 2.13: Structure Diagram	33
Part 3: Carrier board	34
Part 3.1: Carrier board Introduction	34
Part 3.2: Gigabit Ethernet Interface	35
Part 3.3: PCIe x4 Interface	37
Part 3.4: HDMI output interface	40
Part 3.5: HDMI Input interface	42
Part 3.6: SD Card Slot	44
Part 3.7: USB to Serial Port	45
Part 3.8: EEPROM 24LC04	47
Part 3.9: Expansion Header	48
Part 3.10: JTAG Interface	51

Part 3.11: XADC interface (not installed by default)	52
Part 3.12: keys	53
Part 3.13: LED Light	54
Part 3.14: Power Supply	55

This ARTIX-7 FPGA development platform (Module: AX7203B) adopts the core board + carrier board mode, which is convenient for users to use the core board for secondary development.

In the design of carrier board, we have extended a wealth of interfaces for users, such as 1 PCIe4 interface, 2 Gigabit Ethernet interfaces, 1 HDMI Output interface, 1 HDMI Input interface, Uart Interface, SD card slot etc. It meets user's requirements for PCIe high-speed data exchange, video transmission processing and industrial control. It is a "Versatile" ARTIX-7 FPGA development platform. It provides the possibility for high-speed video transmission, pre-validation and post-application of network and fiber communication and data processing. This product is very suitable for students, engineers and other groups engaged in ARTIX-7FPGA development.



Part 1: FPGA Development Board Introduction

The entire structure of the AX7203B FPGA development board is inherited from our consistent core board + carrier board model. A high-speed inter-board connector is used between the core board and the carrier board.

The core board is mainly composed of FPGA + 2 DDR3 + QSPI FLASH, which undertakes the functions of high-speed data processing and storage of FPGA, high-speed data reading and writing between FPGA and two DDR3s, data bit width is 32 bits, and the bandwidth of the whole system is up to 25Gb./s(800M*32bit); The two DDR3 capacities are up to 8Gbit, which meets the need for high buffers during data processing. The selected FPGA is the XC7A200T chip of XILINX's ARTIX-7 series, in BGA 484 package. The communication frequency between the XC7A200T and DDR3 reaches 400Mhz and the data rate is 800Mhz, which fully meets the needs of high-speed multi-channel data processing. In addition, the XC7A200T FPGA features four GTP high-speed transceivers with speeds up to 6.6Gb/s per channel, making it ideal for fiber-optic communications and PCIe data communications.

The AX7203B carrier board expands its rich peripheral interface, including 1 PClex4 interface, 2 Gigabit Ethernet interfaces, 1 HDMI Output interface, 1 HDMI Input interface, 1 Uart Interface, 1 SD card slot, XADC connector interface, 2-way 40-pin expansion header, some keys, LED and EEPROM circuit.




Figure 1-1-1: The Schematic Diagram of the AX7203B

Through this diagram, you can see the interfaces and functions that the AX7203B FPGA Development Board contains:

➤ Artix-7 FPGA core board

The core board consists of XC7A200T + 8Gb DDR3 + 128Mb QSPI FLASH. There are two high-precision Sitime LVDS differential crystals, one at 200MHz and the other at 125MHz, providing stable clock input for FPGA systems and GTP modules.

➤ 1-channel PCIe x4 interface

Supports PCI Express 2.0 standard, provides PCIe x4 high-speed data transmission interface, single channel communication rate up to 5GBaud

➤ 2-channel Gigabit Ethernet Interface RJ-45 interface

The Gigabit Ethernet interface chip uses Micron's KSZ9031RNX Ethernet PHY chip to provide network communication services to users.

The KSZ9031RNX chip supports 10/100/1000 Mbps network transmission rates; full duplex and adaptive.

➤ 1-channel HDMI Output interface

Silion Image's SIL9134 HDMI encoding chip is selected to support up to 1080P@60Hz output and support 3D output.

➤ 1-channel HDMI Input interface

Silion Image's SIL9013 HDMI decoder chip is selected, which supports up to 1080P@60Hz input and supports data output in different formats.

➤ 1-channel Uart to USB interface

1 Uart to USB interface for communication with the computer for user debugging. The serial port chip is the USB-UAR chip of Silicon Labs CP2102GM, and the USB interface is the MINI USB interface.

➤ Micro SD card holder

1-port Micro SD card holder, support SD mode and SPI mode

➤ EEPROM

Onboard an IIC interface EEPROM 24LC04

➤ 2-way 40-pin expansion port

2-way 40-pin 2.54mm pitch expansion port can be connected to various ALINX modules (binocular camera, TFT LCD screen, high-speed AD module, etc.). The expansion port contains 1 channel 5V power supply, 2 channel 3.3V power supply, 3 way ground, 34 IOs port.

➤ JTAG Interface

A 10-pin 0.1inch spacing standard JTAG ports for FPGA program download and debugging.

➤ keys

2 keys: 1 reset key (on the core board)

➤ LED Light


5 user LEDs (1 on the core board and 4 on the carrier board)

Part 2: AC7200 Core Board Introduction


AC7200 (core board model, the same below) FPGA core board, it is based on XILINX's ARTIX-7 series 200T AC7200-2FGG484I. It is a high-performance core board with high speed, high bandwidth and high capacity. It is suitable for high-speed data communication, video image processing, high-speed data acquisition, etc.

This AC7200 core board uses two pieces of MICRON's MT41J256M16HA-125 DDR3 chip, each DDR has a capacity of 4Gbit; two DDR chips are combined into a 32-bit data bus width, and the read/write data bandwidth between FPGA and DDR3 is up to 25Gb; such a configuration can meet the needs of high bandwidth data processing.

The AC7200 core board expands 180 standard IO ports of 3.3V level, 15 standard IO ports of 1.5V level, and 4 pairs of GTP high speed RX/TX differential signals. For users who need a lot of IO, this core board will be a good choice. Moreover, the routing between the FPGA chip and the interface is equal length and differential processing, and the core board size is only 45*55 (mm), which is very suitable for secondary development.



AC7200 Core Board (Front View)



AC7200 Core Board (Rear View)

Part 2.1: FPGA Chip

As mentioned above, the FPGA model we use is AC7200-2FGG484I, which belongs to Xilinx's Artix-7 series. The speed grade is 2, and the temperature grade is industry grade. This model is a FGG484 package with 484 pins. Xilinx ARTIX-7 FPGA chip naming rules as below

ARTIX⁷	XC	7	A	###	-1	FB	V	484	C
Xilinx Commercial	Generation	Family	Logic Cells in 1K Units	Speed Grade	Package Type	V: RoHS 6/6 G: RoHS 6/6 w/Exemption 15	Nominal Package Pin Count	Temperature Grade (C, E, I)	
				-1 = Slowest -L1 = Low Power -L2 = Low Power -2 = Mid -3 = Highest	CP: Wire-bond (.5 mm) CS: Wire-bond (.8 mm) FB: Lidless Flip-Chip (1 mm) FF: Flip-Chip (1 mm) FG: Wire-bond (1 mm) FT: Wire-bond (1 mm) SB: Lidless Flip-Chip (.8 mm)				

The Specific Chip Model Definition of ARTIX-7 Series



FPGA chip on board

The main parameters of the FPGA chip AC7200 are as follows

Name	Specific parameters
Logic Cells	215360
Slices	33650
CLB flip-flops	269200
Block RAM (kb)	13140
DSP Slices	740
PCIe Gen2	1
XADC	1 XADC, 12bit, 1Mbps AD
GTP Transceiver	4 GTP, 6.6Gb/s max
Speed Grade	-2
Temperature Grade	Industrial

FPGA power supply system

Artix-7 FPGA power supplies are V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , V_{CCO} , $V_{MGTAVCC}$ and $V_{MGTAVTT}$. V_{CCINT} is the FPGA core power supply pin, which needs to be connected to 1.0V; V_{CCBRAM} is the power supply pin of FPGA block RAM, connect to 1.0V; V_{CCAUX} is FPGA auxiliary power supply pin, connect 1.8V; V_{CCO} is the voltage of

each BANK of FPGA, including BANK0, BANK13~16, BANK34~35. On AC7200 FPGA core board, BANK34 and BANK35 need to be connected to DDR3, the voltage connection of BANK is 1.5V, and the voltage of other BANK is 3.3V. The VCCO of BANK15 and BANK16 is powered by the LDO, and can be changed by replacing the LDO chip. VMGTAVCC is the supply voltage of the FPGA internal GTP transceiver, connected to 1.0V; VMGTAVTT is the termination voltage of the GTP transceiver, connected to 1.2V.


The Artix-7 FPGA system requires that the power-up sequence be powered by VCCINT, then VCCBRAM, then VCCAUX, and finally VCCO. If VCCINT and VCCBRAM have the same voltage, they can be powered up at the same time. The order of power outages is reversed. The power-up sequence of the GTP transceiver is VCCINT, then VMGTAVCC, then VMGTAVTT. If VCCINT and VMGTAVCC have the same voltage, they can be powered up at the same time. The power-off sequence is just the opposite of the power-on sequence.

Part 2.2: Active Differential Crystal


The AC7200 core board is equipped with two Sitime active differential crystals, one is 200MHz, the model is SiT9102-200.00MHz, the system main clock for FPGA and used to generate DDR3 control clock; the other is 125MHz, model is SiT9102 -125MHz, reference clock input for GTP transceivers.

Part 2.3: 200Mhz Active Differential clock

G1 in Figure 3-1 is the 200M active differential crystal that provides the development board system clock source. The crystal output is connected to the BANK34 global clock pin MRCC (R4 and T4) of the FPGA. This 200Mhz differential clock can be used to drive the user logic in the FPGA. Users can configure the PLLs and DCMs inside the FPGA to generate clocks of different frequencies.



200Mhz Active Differential Crystal Schematic




200Mhz Active Differential Crystal on the Core Board

200Mhz Differential Clock Pin Assignment


Signal Name	FPGA PIN
SYS_CLK_P	R4
SYS_CLK_N	T4

Part 2.4: 148.5Mhz Active Differential Crystal

G2 is the 148.5Mhz active differential crystal, which is the reference input clock provided to the GTP module inside the FPGA. The crystal output is connected to the GTP BANK216 clock pins MGTREFCLK0P (F6) and MGTREFCLK0N (E6) of the FPGA.



148.5Mhz Active Differential Crystal Schematic



148.5Mhz Active Differential Crystal on the Core Board

125Mhz Differential Clock Pin Assignment

Name	FPGA PIN
MGT_CLK0_P	F6
MGT_CLK0_N	E6


Part 2.5: DDR3 DRAM

The FPGA core board AC7200 is equipped with two Micron 4Gbit (512MB) DDR3 chips, model MT41J256M16HA-125 (compatible with MT41K256M16HA-125). The DDR3 SDRAM has a maximum operating speed of 800MHz (data rate 1600Mbps). The DDR3 memory system is directly connected to the memory interface of the BANK 34 and BANK35 of the FPGA. The specific configuration of DDR3 SDRAM is shown in Table 4-1.


Bit Number	Chip Model	Capacity	Manufacturer
U5,U6	MT41J256M16HA-125	256M x 16bit	Micron

DDR3 SDRAM Configuration

The hardware design of DDR3 requires strict consideration of signal integrity. We have fully considered the matching resistor/terminal resistance, trace impedance control, and trace length control in circuit design and PCB design to ensure high-speed and stable operation of DDR3.



The DDR3 DRAM Schematic



The DDR3 on the Core Board

DDR3 DRAM pin assignment:

Net Name	FPGA PIN Name	FPGA P/N
DDR3_DQS0_P	IO_L3P_T0_DQS_AD5P_35	E1
DDR3_DQS0_N	IO_L3N_T0_DQS_AD5N_35	D1
DDR3_DQS1_P	IO_L9P_T1_DQS_AD7P_35	K2
DDR3_DQS1_N	IO_L9N_T1_DQS_AD7N_35	J2
DDR3_DQS2_P	IO_L15P_T2_DQS_35	M1
DDR3_DQS2_N	IO_L15N_T2_DQS_35	L1
DDR3_DQS3_P	IO_L21P_T3_DQS_35	P5
DDR3_DQS3_N	IO_L21N_T3_DQS_35	P4
DDR3_DQ[0]	IO_L2P_T0_AD12P_35	C2
DDR3_DQ [1]	IO_L5P_T0_AD13P_35	G1
DDR3_DQ [2]	IO_L1N_T0_AD4N_35	A1
DDR3_DQ [3]	IO_L6P_T0_35	F3
DDR3_DQ [4]	IO_L2N_T0_AD12N_35	B2
DDR3_DQ [5]	IO_L5N_T0_AD13N_35	F1

DDR3_DQ [6]	IO_L1P_T0_AD4P_35	B1
DDR3_DQ [7]	IO_L4P_T0_35	E2
DDR3_DQ [8]	IO_L11P_T1_SRCC_35	H3
DDR3_DQ [9]	IO_L11N_T1_SRCC_35	G3
DDR3_DQ [10]	IO_L8P_T1_AD14P_35	H2
DDR3_DQ [11]	IO_L10N_T1_AD15N_35	H5
DDR3_DQ [12]	IO_L7N_T1_AD6N_35	J1
DDR3_DQ [13]	IO_L10P_T1_AD15P_35	J5
DDR3_DQ [14]	IO_L7P_T1_AD6P_35	K1
DDR3_DQ [15]	IO_L12P_T1_MRCC_35	H4
DDR3_DQ [16]	IO_L18N_T2_35	L4
DDR3_DQ [17]	IO_L16P_T2_35	M3
DDR3_DQ [18]	IO_L14P_T2_SRCC_35	L3
DDR3_DQ [19]	IO_L17N_T2_35	J6
DDR3_DQ [20]	IO_L14N_T2_SRCC_35	K3
DDR3_DQ [21]	IO_L17P_T2_35	K6
DDR3_DQ [22]	IO_L13N_T2_MRCC_35	J4
DDR3_DQ [23]	IO_L18P_T2_35	L5
DDR3_DQ [24]	IO_L20N_T3_35	P1
DDR3_DQ [25]	IO_L19P_T3_35	N4
DDR3_DQ [26]	IO_L20P_T3_35	R1
DDR3_DQ [27]	IO_L22N_T3_35	N2
DDR3_DQ [28]	IO_L23P_T3_35	M6
DDR3_DQ [29]	IO_L24N_T3_35	N5
DDR3_DQ [30]	IO_L24P_T3_35	P6
DDR3_DQ [31]	IO_L22P_T3_35	P2
DDR3_DM0	IO_L4N_T0_35	D2
DDR3_DM1	IO_L8N_T1_AD14N_35	G2
DDR3_DM2	IO_L16N_T2_35	M2
DDR3_DM3	IO_L23N_T3_35	M5
DDR3_A[0]	IO_L11N_T1_SRCC_34	AA4
DDR3_A[1]	IO_L8N_T1_34	AB2
DDR3_A[2]	IO_L10P_T1_34	AA5
DDR3_A[3]	IO_L10N_T1_34	AB5
DDR3_A[4]	IO_L7N_T1_34	AB1
DDR3_A[5]	IO_L6P_T0_34	U3

DDR3_A[6]	IO_L5P_T0_34	W1
DDR3_A[7]	IO_L1P_T0_34	T1
DDR3_A[8]	IO_L2N_T0_34	V2
DDR3_A[9]	IO_L2P_T0_34	U2
DDR3_A[10]	IO_L5N_T0_34	Y1
DDR3_A[11]	IO_L4P_T0_34	W2
DDR3_A[12]	IO_L4N_T0_34	Y2
DDR3_A[13]	IO_L1N_T0_34	U1
DDR3_A[14]	IO_L6N_T0_VREF_34	V3
DDR3_BA[0]	IO_L9N_T1_DQS_34	AA3
DDR3_BA[1]	IO_L9P_T1_DQS_34	Y3
DDR3_BA[2]	IO_L11P_T1_SRCC_34	Y4
DDR3_S0	IO_L8P_T1_34	AB3
DDR3_RAS	IO_L12P_T1_MRCC_34	V4
DDR3_CAS	IO_L12N_T1_MRCC_34	W4
DDR3_WE	IO_L7P_T1_34	AA1
DDR3_ODT	IO_L14N_T2_SRCC_34	U5
DDR3_RESET	IO_L15P_T2_DQS_34	W6
DDR3_CLK_P	IO_L3P_T0_DQS_34	R3
DDR3_CLK_N	IO_L3N_T0_DQS_34	R2
DDR3_CKE	IO_L14P_T2_SRCC_34	T5


Part 2.6: QSPI Flash

The FPGA core board AC7200 is equipped with one 128MBit QSPI FLASH, and the model is W25Q256FVEI, which uses the 3.3V CMOS voltage standard. Due to the non-volatile nature of QSPI FLASH, it can be used as a boot device for the system to store the boot image of the system. These images mainly include FPGA bit files, ARM application code, core application code and other user data files. The specific models and related parameters of QSPI FLASH are shown .

Bit Number	Model	Capacity	Manufacturer
U8	N25Q128	128M Bit	Numonyx

QSPI FLASH Specification


QSPI FLASH is connected to the dedicated pins of BANK0 and BANK14 of the FPGA chip. The clock pin is connected to CCLK0 of BANK0, and other data and chip select signals are connected to D00~D03 and FCS pins of BANK14 respectively. Shows the hardware connection of QSPI Flash.



QSPI Flash Schematic

QSPI Flash pin assignments:


Net Name	FPGA PIN Name	FPGA P/N
QSPI_CLK	CCLK_0	L12
QSPI_CS	IO_L6P_T0_FCS_B_14	T19
QSPI_DQ0	IO_L1P_T0_D00_MOSI_14	P22
QSPI_DQ1	IO_L1N_T0_D01_DIN_14	R22
QSPI_DQ2	IO_L2P_T0_D02_14	P21
QSPI_DQ3	IO_L2N_T0_D03_14	R21




QSPI on the Core Board

Part 2.7: LED Light on Core Board

There are 3 red LED lights on the AC7200 FPGA core board, one of which is the power indicator light (PWR), one is the configuration LED light (DONE), and one is the user LED light. When the core board is powered, the power indicator will illuminate; when the FPGA is configured, the configuration LED will illuminate. The user LED light is connected to the IO of the BANK34, the user can control the light on and off by the program. When the IO voltage connected to the user LED is high, the user LED is off. When the connection IO voltage is low, the user LED will be lit. The schematic diagram of the LED light hardware connection is shown:



LED lights on core board Schematic




LED lights on the Core Board

User LEDs Pin Assignment


Signal Name	FPGA Pin Name	Pin Number	Description
LED1	IO_L15N_T2_DQS_34	W5	User LED

Part 2.8: Reset Button

There is a reset button on the AC7200 FPGA core board. The reset button is connected to the normal IO of the BANK34 of the FPGA chip. The user can use this reset button to initialize the FPGA program. When the button is pressed in the design, the signal voltage input to IO is low, and the reset signal is valid; when the button is not pressed, the signal input to IO is high. The schematic diagram of the reset button connection is shown:



Reset Button Schematic



Reset button on the Core Board

Reset button pin assignment

Signal Name	ZYNQ Pin Name	ZYNQ Pin Number	Description
RESET_N	IO_L17N_T2_34	T6	FPGA system reset


Part 2.9: JTAG Interface

The JTAG test socket J1 is reserved on the AC7200 core board for JTAG download and debugging when the core board is used alone. Figure is the schematic part of the JTAG port, which involves TMS, TDI, TDO, TCK, GND, +3.3V these six signals.



JTAG Interface Schematic

The JTAG interface J1 on AC7200 FPGA core board uses a 6-pin 2.54mm pitch single-row test hole. If you need to use the JTAG connection to debug on the core board, you need to solder a 6-pin single-row pin header. shows the JTAG interface J1 on the AC7200 FPGA core board.



JTAG Interface on Core Board

Part 2.10: Power Interface on the Core Board

In order to make the AC7200 FPGA core board work alone, the core board is reserved with the 2PIN power interface (J3). When the user supplies power to the core board through 2PIN power interface (J3), it cannot be powered through the carrier board. Otherwise, current conflict may occur.



Power Interface on the Core Board

Part 2.11: Board to Board Connectors

The core board has a total of four high-speed board to board connectors. The core board uses four 80-pin inter-board connectors to connect to the carrier board. The IO port of the FPGA is connected to the four connectors by differential routing. The pin spacing of the connectors is 0.5mm, insert to the board to board connectors on the carrier board for high-speed data communication.

The core board has a total of four high-speed board to board connectors. The core board uses four 80-pin inter-board connectors to connect to the carrier board. The IO port of the FPGA is connected to the four connectors by differential routing. The pin spacing of the connectors is 0.5mm, insert to the board to board connectors on the carrier board for high-speed data communication.

Board to Board Connectors CON1

The 80-pin board to board connectors CON1, which are used to connect with the VCCIN power supply (+5V) and ground on the carrier board, extend the normal IOs of the FPGA. It should be noted here that 15 pins of CON1 are connected to the IO port of BANK34, because the BANK34 connection is connected to DDR3. Therefore, the voltage standard of all IOs of this BANK34 is 1.5V.

Pin Assignment of Board to Board Connectors CON1

CON1 Pin	Signal Name	FPGA Pin	Voltage Level	CON1 Pin	Signal Name	FPGA Pin	Voltage Level
PIN1	VCCIN	-	+5V	PIN2	VCCIN	-	+5V
PIN3	VCCIN	-	+5V	PIN4	VCCIN	-	+5V
PIN5	VCCIN	-	+5V	PIN6	VCCIN	-	+5V
PIN7	VCCIN	-	+5V	PIN8	VCCIN	-	+5V
PIN9	GND	-	Ground	PIN10	GND	-	Ground

PIN11	NC	-	-	PIN12	NC	-	-
PIN13	NC	-	-	PIN14	NC	-	-
PIN15	NC	-	-	PIN16	B13_L4_P	AA15	3.3V
PIN17	NC	-	-	PIN18	B13_L4_N	AB15	3.3V
PIN19	GND	-	Ground	PIN20	GND	-	Ground
PIN21	B13_L5_P	Y13	3.3V	PIN22	B13_L1_P	Y16	3.3V
PIN23	B13_L5_N	AA14	3.3V	PIN24	B13_L1_N	AA16	3.3V
PIN25	B13_L7_P	AB11	3.3V	PIN26	B13_L2_P	AB16	3.3V
PIN27	B13_L7_P	AB12	3.3V	PIN28	B13_L2_N	AB17	3.3V
PIN29	GND	-	Ground	PIN30	GND	-	Ground
PIN31	B13_L3_P	AA13	3.3V	PIN32	B13_L6_P	W14	3.3V
PIN33	B13_L3_N	AB13	3.3V	PIN34	B13_L6_N	Y14	3.3V
PIN35	B34_L23_P	Y8	1.5V	PIN36	B34_L20_P	AB7	1.5V
PIN37	B34_L23_N	Y7	1.5V	PIN38	B34_L20_N	AB6	1.5V
PIN39	GND	-	Ground	PIN40	GND	-	Ground
PIN41	B34_L18_N	AA6	1.5V	PIN42	B34_L21_N	V8	1.5V
PIN43	B34_L18_P	Y6	1.5V	PIN44	B34_L21_P	V9	1.5V
PIN45	B34_L19_P	V7	1.5V	PIN46	B34_L22_P	AA8	1.5V
PIN47	B34_L19_N	W7	1.5V	PIN48	B34_L22_N	AB8	1.5V
PIN49	GND	-	Ground	PIN50	GND	-	Ground
PIN51	XADC_VN	M9	ADC	PIN52	NC		
PIN53	XADC_VP	L10	ADC	PIN54	B34_L25	U7	1.5V
PIN55	NC	-	-	PIN56	B34_L24_P	W9	1.5V
PIN57	NC	-	-	PIN58	B34_L24_N	Y9	1.5V
PIN59	GND	-	Ground	PIN60	GND	-	Ground
PIN61	B16_L1_N	F14	3.3V	PIN62	NC	-	-
PIN63	B16_L1_P	F13	3.3V	PIN64	NC	-	-
PIN65	B16_L4_N	E14	3.3V	PIN66	NC	-	-
PIN67	B16_L4_P	E13	3.3V	PIN68	NC	-	-
PIN69	GND	-	Ground	PIN70	GND	-	Ground
PIN71	B16_L6_N	D15	3.3V	PIN72	NC	-	-

Board to Board Connectors CON2

The 80-pin female connection header CON2 is used to extend the normal IO of the BANK13 and BANK14 of the FPGA. The voltage standards of both BANKs are 3.3V.

Pin Assignment of Board to Board Connectors CON2

CON1 Pin	Signal Name	FPGA Pin	Voltage Level	CON1 Pin	Signal Name	FPGA Pin	Voltage Level
PIN1	B13_L16_P	W15	3.3V	PIN2	B14_L16_P	V17	3.3V
PIN3	B13_L16_N	W16	3.3V	PIN4	B14_L16_N	W17	3.3V
PIN5	B13_L15_P	T14	3.3V	PIN6	B13_L14_P	U15	3.3V
PIN7	B13_L15_N	T15	3.3V	PIN8	B13_L14_N	V15	3.3V
PIN9	GND	-	Ground	PIN10	GND	-	Ground
PIN11	B13_L13_P	V13	3.3V	PIN12	B14_L10_P	AB21	3.3V
PIN13	B13_L13_N	V14	3.3V	PIN14	B14_L10_N	AB22	3.3V
PIN15	B13_L12_P	W11	3.3V	PIN16	B14_L8_N	AA21	3.3V
PIN17	B13_L12_N	W12	3.3V	PIN18	B14_L8_P	AA20	3.3V
PIN19	GND	-	Ground	PIN20	GND	-	Ground
PIN21	B13_L11_P	Y11	3.3V	PIN22	B14_L15_N	AB20	3.3V
PIN23	B13_L11_N	Y12	3.3V	PIN24	B14_L15_P	AA19	3.3V
PIN25	B13_L10_P	V10	3.3V	PIN26	B14_L17_P	AA18	3.3V
PIN27	B13_L10_N	W10	3.3V	PIN28	B14_L17_N	AB18	3.3V
PIN29	GND	-	Ground	PIN30	GND	-	Ground
PIN31	B13_L9_N	AA11	3.3V	PIN32	B14_L6_N	T20	3.3V
PIN33	B13_L9_P	AA10	3.3V	PIN34	B13_IO0	Y17	3.3V
PIN35	B13_L8_N	AB10	3.3V	PIN36	B14_L7_N	W22	3.3V
PIN37	B13_L8_P	AA9	3.3V	PIN38	B14_L7_P	W21	3.3V
PIN39	GND	-	Ground	PIN40	GND	-	Ground
PIN41	B14_L11_N	V20	3.3V	PIN42	B14_L4_P	T21	3.3V
PIN43	B14_L11_P	U20	3.3V	PIN44	B14_L4_N	U21	3.3V
PIN45	B14_L14_N	V19	3.3V	PIN46	B14_L9_P	Y21	3.3V
PIN47	B14_L14_P	V18	3.3V	PIN48	B14_L9_N	Y22	3.3V

PIN49	GND	-	Ground	PIN50	GND	-	Ground
PIN51	B14_L5_N	R19	3.3V	PIN52	B14_L12_N	W20	3.3V
PIN53	B14_L5_P	P19	3.3V	PIN54	B14_L12_P	W19	3.3V
PIN55	B14_L18_N	U18	3.3V	PIN56	B14_L13_N	Y19	3.3V
PIN57	B14_L18_P	U17	3.3V	PIN58	B14_L13_P	Y18	3.3V
PIN59	GND	-	Ground	PIN60	GND	-	Ground
PIN61	B13_L17_P	T16	3.3V	PIN62	B14_L3_N	V22	3.3V
PIN63	B13_L17_N	U16	3.3V	PIN64	B14_L3_P	U22	3.3V
PIN65	B14_L21_N	P17	3.3V	PIN66	B14_L20_N	T18	3.3V
PIN67	B14_L21_P	N17	3.3V	PIN68	B14_L20_P	R18	3.3V
PIN69	GND	-	Ground	PIN70	GND	-	Ground
PIN71	B14_L22_P	P15	3.3V	PIN72	B14_L19_N	R14	3.3V
PIN73	B14_L22_N	R16	3.3V	PIN74	B14_L19_P	P14	3.3V
PIN75	B14_L24_N	R17	3.3V	PIN76	B14_L23_P	N13	3.3V
PIN77	B14_L24_P	P16	3.3V	PIN78	B14_L23_N	N14	3.3V
PIN79	B14_IO0	P20	3.3V	PIN80	B14_IO25	N15	3.3V

Board to Board Connectors CON3

The 80-pin connector CON3 is used to extend the normal IO of the BANK15 and BANK16 of the FPGA. In addition, four JTAG signals are also connected to the carrier board via the CON3 connector. The voltage standards of BANK15 and BANK16 can be adjusted by an LDO chip. The default installed LDO is 3.3V. If you want to output other standard levels, you can replace it with a suitable LDO.

Pin Assignment of Board to Board Connectors CON3

CON1 Pin	Signal Name	FPGA Pin	Voltage Level	CON1 Pin	Signal Name	FPGA Pin	Voltage Level
PIN1	B15_IO0	J16	3.3V	PIN2	B15_IO25	M17	3.3V
PIN3	B16_IO0	F15	3.3V	PIN4	B16_IO25	F21	3.3V
PIN5	B15_L4_P	G17	3.3V	PIN6	B16_L21_N	A21	3.3V
PIN7	B15_L4_N	G18	3.3V	PIN8	B16_L21_P	B21	3.3V

PIN9	GND	-	Ground	PIN10	GND	-	Ground
PIN11	B15_L2_P	G15	3.3V	PIN12	B16_L23_P	E21	3.3V
PIN13	B15_L2_N	G16	3.3V	PIN14	B16_L23_N	D21	3.3V
PIN15	B15_L12_P	J19	3.3V	PIN16	B16_L22_P	E22	3.3V
PIN17	B15_L12_N	H19	3.3V	PIN18	B16_L22_N	D22	3.3V
PIN19	GND	-	Ground	PIN20	GND	-	Ground
PIN21	B15_L11_P	J20	3.3V	PIN22	B16_L24_P	G21	3.3V
PIN23	B15_L11_N	J21	3.3V	PIN24	B16_L24_N	G22	3.3V
PIN25	B15_L1_N	G13	3.3V	PIN26	B15_L8_N	G20	3.3V
PIN27	B15_L1_P	H13	3.3V	PIN28	B15_L8_P	H20	3.3V
PIN29	GND	-	Ground	PIN30	GND	-	Ground
PIN31	B15_L5_P	J15	3.3V	PIN32	B15_L7_N	H22	3.3V
PIN33	B15_L5_N	H15	3.3V	PIN34	B15_L7_P	J22	3.3V
PIN35	B15_L3_N	H14	3.3V	PIN36	B15_L9_P	K21	3.3V
PIN37	B15_L3_P	J14	3.3V	PIN38	B15_L9_N	K22	3.3V
PIN39	GND	-	Ground	PIN40	GND	-	Ground
PIN41	B15_L19_P	K13	3.3V	PIN42	B15_L15_N	M22	3.3V
PIN43	B15_L19_N	K14	3.3V	PIN44	B15_L15_P	N22	3.3V
PIN45	B15_L20_P	M13	3.3V	PIN46	B15_L6_N	H18	3.3V
PIN47	B15_L20_N	L13	3.3V	PIN48	B15_L6_P	H17	3.3V
PIN49	GND	-	Ground	PIN50	GND	-	Ground
PIN51	B15_L14_P	L19	3.3V	PIN52	B15_L13_N	K19	3.3V
PIN53	B15_L14_N	L20	3.3V	PIN54	B15_L13_P	K18	3.3V
PIN55	B15_L21_P	K17	3.3V	PIN56	B15_L10_P	M21	3.3V
PIN57	B15_L21_N	J17	3.3V	PIN58	B15_L10_N	L21	3.3V
PIN59	GND	-	Ground	PIN60	GND	-	Ground
PIN61	B15_L23_P	L16	3.3V	PIN62	B15_L18_P	N20	3.3V
PIN63	B15_L23_N	K16	3.3V	PIN64	B15_L18_N	M20	3.3V
PIN65	B15_L22_P	L14	3.3V	PIN66	B15_L17_N	N19	3.3V
PIN67	B15_L22_N	L15	3.3V	PIN68	B15_L17_P	N18	3.3V
PIN69	GND	-	Ground	PIN70	GND	-	Ground
PIN71	B15_L24_P	M15	3.3V	PIN72	B15_L16_P	M18	3.3V

PIN73	B15_L24_N	M16	3.3V	PIN74	B15_L16_N	L18	3.3V
PIN75	NC	-		PIN76	NC	-	
PIN77	FPGA_TCK	V12	3.3V	PIN78	FPGA_TDI	R13	3.3V
PIN79	FPGA_TDO	U13	3.3V	PIN80	FPGA_TMS	T13	3.3V

Board to Board Connectors CON4

The 80-Pin connector CON4 is used to extend the normal IO and GTP high-speed data and clock signals of the FPGA BANK16. The voltage standard of the IO port of BANK16 can be adjusted by an LDO chip. The default installed LDO is 3.3V. If the user wants to output other standard levels, it can be replaced by a suitable LDO. The high-speed data and clock signals of the GTP are strictly differential routed on the core board. The data lines are equal in length and kept at a certain interval to prevent signal interference.


Pin Assignment of Board to Board Connectors CON4

CON1 Pin	Signal Name	FPGA Pin	Voltage Level	CON1 Pin	Signal Name	FPGA Pin	Voltage Level
PIN1	NC		-	NC		-	NC
PIN3	NC		-	NC		-	NC
PIN5	NC		-	NC		-	NC
PIN7	NC		-	NC		-	NC
PIN9	GND	-	Ground	PIN10	GND	-	Ground
PIN11	NC		-	PIN12	MGT_TX2_P	B6	Differential
PIN13	NC		-	PIN14	MGT_TX2_N	A6	Differential
PIN15	GND	-	Ground	PIN16	GND	-	Ground
PIN17	MGT_TX3_P	D7	Differential	PIN18	MGT_RX2_P	B10	Differential
PIN19	MGT_TX3_N	C7	Differential	PIN20	MGT_RX2_N	A10	Differential
PIN21	GND	-	Ground	PIN22	GND	-	Ground
PIN23	MGT_RX3_P	D9	Differential	PIN24	MGT_TX0_P	B4	Differential
PIN25	MGT_RX3_N	C9	Differential	PIN26	MGT_TX0_N	A4	Differential
PIN27	GND	-	Ground	PIN28	GND	-	Ground
PIN29	MGT_TX1_P	D5	Differential	PIN30	MGT_RX0_P	B8	Differential

PIN31	MGT_TX1_N	C5	Differential	PIN32	MGT_RX0_N	A8	Differential
PIN33	GND	-	Ground	PIN34	GND	-	Ground
PIN35	MGT_RX1_P	D11	Differential	PIN36	MGT_CLK1_P	F10	Differential
PIN37	MGT_RX1_N	C11	Differential	PIN38	MGT_CLK1_N	E10	Differential
PIN39	GND	-	Ground	PIN40	GND	-	Ground
PIN41	B16_L5_P	E16	3.3V	PIN42	B16_L2_P	F16	3.3V
PIN43	B16_L5_N	D16	3.3V	PIN44	B16_L2_N	E17	3.3V
PIN45	B16_L7_P	B15	3.3V	PIN46	B16_L3_P	C14	3.3V
PIN47	B16_L7_N	B16	3.3V	PIN48	B16_L3_N	C15	3.3V
PIN49	GND	-	Ground	PIN50	GND	-	Ground
PIN51	B16_L9_P	A15	3.3V	PIN52	B16_L10_P	A13	3.3V
PIN53	B16_L9_N	A16	3.3V	PIN54	B16_L10_N	A14	3.3V
PIN55	B16_L11_P	B17	3.3V	PIN56	B16_L12_P	D17	3.3V
PIN57	B16_L11_N	B18	3.3V	PIN58	B16_L12_N	C17	3.3V
PIN59	GND	-	Ground	PIN60	GND	-	Ground
PIN61	B16_L13_P	C18	3.3V	PIN62	B16_L14_P	E19	3.3V
PIN63	B16_L13_N	C19	3.3V	PIN64	B16_L14_N	D19	3.3V
PIN65	B16_L15_P	F18	3.3V	PIN66	B16_L16_P	B20	3.3V
PIN67	B16_L15_N	E18	3.3V	PIN68	B16_L16_N	A20	3.3V
PIN69	GND	-	Ground	PIN70	GND	-	Ground
PIN71	B16_L17_P	A18	3.3V	PIN72	B16_L18_P	F19	3.3V
PIN73	B16_L17_N	A19	3.3V	PIN74	B16_L18_N	F20	3.3V
PIN75	B16_L19_P	D20	3.3V	PIN76	B16_L20_P	C22	3.3V
PIN77	B16_L19_N	C20	3.3V	PIN78	B16_L20_N	B22	3.3V
PIN79	NC	-		PIN80	NC	-	

Part 2.12: Power Supply

The AC7200 FPGA core board is powered by DC5V via carrier board, and it is powered by the J3 interface when it is used alone. Please be careful not to supply power by the J3 interface and the carrier board at the same time to avoid damage. The power supply design diagram on the board is shown in.




Power Supply on core board schematic

The development board is powered by +5V and converted to +3.3V, +1.5V, +1.8V, +1.0V four-way power supply through four DC/DC power supply chip TLV62130RGT. The output current can be up to 3A per channel. VCCIO is generated by one LDOSPX3819M5-3-3. VCCIO mainly supplies power to BANK15 and BANK16 of FPGA. Users can change the IO of BANK15,16 to different voltage standards by replacing their LDO chip. 1.5V Generates the VTT and VREF voltages required by DDR3 via TI's TPS51200. The 1.8V power supply MGTAVTT MGTAVCC for the GTP transceiver is generated by TI's TPS74801 chip. The functions of each power distribution are shown in the following table:


Power Supply	Function
+1.0V	FPGA Core Voltage
+1.8V	FPGA auxiliary voltage, TPS74801 power supply
+3.3V	VCCIO of Bank0,Bank13 and Bank14 of FPGA,QSIP FLASH, Clock Crystal
+1.5V	DDR3, Bank34 and Bank35 of FPGA
VREF,VTT(+0.75V)	DDR3
MVCCIP(+3.3V)	FPGA Bank15, Bank16
MGTAVTT(+1.2V)	GTP Transceiver Bank216 of FPGA
MGTVCCAUX(+1.8V)	GTP Transceiver Bank216 of FPGA

Because the power supply of Artix-7 FPGA has the power-on sequence requirement, in the circuit design, we have designed according to the power requirements of the chip, and the power-on is 1.0V->1.8V->(1.5 V, 3.3V, VCCIO) and 1.0V-> MGTAVCC -> MGTAVTT, the circuit design to ensure the normal operation of the chip.

Part 2.13: Structure Diagram



Part 3: Carrier board



Part 3.1: Carrier Board Introduction

Through the previous function introduction, you can understand the function of the carrier board part

- 1-channel PCIe x4 high speed data transmission interface
- 2-channel 10/100M/1000M Ethernet RJ-45 interface
- 1-channel HDMI video input interface
- 1-channel HDMI video Output interface
- 1-channel USB Uart Communication interface
- 1 SD Card Slot
- XADA Interface
- EEPROM
- 2-channel 40-pin expansion ports
- JTAG debugging interface
- 2 independent keys

- 4 user LED lights

Part 3.2: Gigabit Ethernet Interface

The AX7203B development board provides users with network communication services through two industrial Ethernet GPHY chips (JL2121-N040I) from JLSemi company. The JL2121 chip supports 10/100/1000 Mbps network transmission rate and communicates with the MAC layer of FPGA through the RGMII interface. JL2121D supports MDI/MDX self-adaptive, various speed self-adaptive, Master/Slave self-adaptive, supports MDIO bus for PHY register management.

When the JL2121 is powered on, it detects some specific IO level states to determine its own working mode. Table 3-2-1 describes the default Settings of the GPHY chip after it is powered on.

Configuration Pin	Instructions	Configuration value
RXD3_ADR0 RXC_ADR1 RXCTL_ADR2	PHY address in MDIO/MDC mode	PHY Address is 001
RXD1_TXDLY	TX clock 2ns delay	Delay
RXD0_RXDLY	RX clock 2ns delay	Delay

Table 3-2-1: PHY chip default configuration value

When the network is connected to Gigabit Ethernet, the data transmission of FPGA and PHY chip JL2121 are communicated through the RGMII bus with a 125Mhz transmission clock. Data is sampled on the rising edge and falling edge of the clock.

When the network is connected to 100 Gigabit Ethernet, the data transmission of the FPGA and PHY chip JL2121 are communicated through the RMII bus with a 25Mhz transmission clock. Data is sampled on the rising edge and falling edge of the clock.




Figure 3-2-1: Connection diagram of FPGA and PHY chip

The FPGA pin assignment for Ethernet PHY1 is as follows:

Signal Name	FPGA Pin Number	Description
E1_GTXC	E18	RGMII sends the clock
E1_TXD0	C20	Send data bit0
E1_TXD1	D20	Send data bit1
E1_TXD2	A19	Send data bit2
E1_TXD3	A18	Send data bit3
E1_TXEN	F18	Send the enable signal
E1_RXC	B17	RGMII receives the clock
E1_RXD0	A16	Receive data Bit0
E1_RXD1	B18	Receive data Bit1

E1_RXD2	C18	Receive data Bit2
E1_RXD3	C19	Receive data Bit3
E1_RXDV	A15	Receive data valid signal
E1_MDC	B16	MDIO manages clock
E1_MDIO	B15	MDIO manages data
E1_RESET	D16	PHY chip reset

The FPGA pin assignment for Ethernet PHY2 is as follows:

Signal Name	FPGA Pin Number	Description
E2_GTXC	A14	RGMII sends the clock
E2_TXD0	E17	Send data bit0
E2_TXD1	C14	Send data bit1
E2_TXD2	C15	Send data bit2
E2_TXD3	A13	Send data bit3
E2_TXEN	D17	Send the enable signal
E2_RXC	E19	RGMII receives the clock
E2_RXD0	A20	Receive data Bit0
E2_RXD1	B20	Receive data Bit1
E2_RXD2	D19	Receive data Bit2
E2_RXD3	C17	Receive data Bit3
E2_RXDV	F19	Receive data valid signal
E2_MDC	F20	MDIO manages clock
E2_MDIO	C22	MDIO manages data
E2_RESET	B22	PHY chip reset

Part 3.3: PCIe x4 Interface

The AX7203B FPGA development board provides an industrial-grade high-speed data transfer PCIe x4 interface. The PCIE card interface conforms to the standard PCIe card electrical specifications and can be used directly on the x4 PCIe slot of a normal PC.

The transmit and receive signals of the PCIe interface are directly

connected to the GTP transceiver of the FPGA. The four channels of TX and RX signals are connected to the FPGA in differential signals, and the single channel communication rate can be up to 5G bit bandwidth. The PCIe reference clock is provided to the AX7203B FPGA development board by the PCIe slot of the PC with a reference clock frequency of 100Mhz.

The design diagram of the PCIe interface of the AX7203B FPGA development board is shown in Figure 3-3-1, where the TX transmit signal and the reference clock CLK signal are connected in AC coupled mode.




Figure 3-3-1: PCIe4 schematic




Figure 3-3-2: PCIe4 on the Carrier board

PCIe4 Interface Pin Assignment:

Signal Name	FPGA Pin	Description
PCIE_RX0_P	D11	PCIE Channel 0 Data Receive Positive
PCIE_RX0_N	C11	PCIE Channel 0 Data Receive Negative
PCIE_RX1_P	B8	PCIE Channel 1 Data Receive Positive
PCIE_RX1_N	A8	PCIE Channel 1 Data Receive Negative
PCIE_RX2_P	B10	PCIE Channel 2 Data Receive Positive
PCIE_RX2_N	A10	PCIE Channel 2 Data Receive Negative
PCIE_RX3_P	D9	PCIE Channel 3 Data Receive Positive
PCIE_RX3_N	C9	PCIE Channel 3 Data Receive Negative
PCIE_TX0_P	D5	PCIE Channel 0 Data Transmit Positive
PCIE_TX0_N	C5	PCIE Channel 0 Data Transmit Negative
PCIE_TX1_P	B4	PCIE Channel 1 Data Transmit Positive
PCIE_TX1_N	A4	PCIE Channel 1 Data Transmit Negative
PCIE_TX2_P	B6	PCIE Channel 2 Data Transmit Positive
PCIE_TX2_N	A6	PCIE Channel 2 Data Transmit Negative
PCIE_TX3_P	D7	PCIE Channel 3 Data Transmit Positive
PCIE_TX3_N	C7	PCIE Channel 3 Data Transmit Negative
PCIE_CLK_P	F10	PCIE Reference Clock Positive
PCIE_CLK_N	E10	PCIE Reference Clock Negative

Part 3.4: HDMI output interface

HDMI output interface, select Sillion Image's SiI9134 HDMI (DVI) encoding chip, support up to 1080P@60Hz output, support 3D output.

The IIC configuration interface of SiI9134 is also connected to the IO of the FPGA. The SiI9134 is initialized and controlled by FPGA programming. The hardware connection of the HDMI output interface is shown in Figure 3-4-1.




Figure 3-4-1: HDMI Output Schematic




Figure 3-4-1: HDMI Output on the Carrier board

HDMI Input Pin Assignment:

Signal Name	FPGA Pin
9134_nRESET	J19
9134_CLK	M13
9134_HS	T15
9134_VS	T14
9134_DE	V13
9134_D[0]	V14
9134_D[1]	H14
9134_D[2]	J14
9134_D[3]	K13
9134_D[4]	K14
9134_D[5]	L13
9134_D[6]	L19
9134_D[7]	L20
9134_D[8]	K17
9134_D[9]	J17
9134_D[10]	L16
9134_D[11]	K16
9134_D[12]	L14
9134_D[13]	L15
9134_D[14]	M15
9134_D[15]	M16
9134_D[16]	L18
9134_D[17]	M18
9134_D[18]	N18
9134_D[19]	N19
9134_D[20]	M20
9134_D[21]	N20
9134_D[22]	L21
9134_D[23]	M21

Part 3.5: HDMI Input interface

HDMI output interface, select Sillion Image's SiI9013 HDMI decoder chip, support up to 1080P@60Hz input and support data output in different formats.

The IIC configuration interface of the SiI9013 is connected to the IO of the FPGA. The SiI9013 is initialized and controlled through FPGA programming. The hardware connection of the HDMI input interface is shown in Figure 3-5-1.




Figure 3-5-1: HDMI Input Schematic




Figure 3-5-2: HDMI Input on the Carrier board

HDMI Input Pin Assignment:

Signal Name	FPG Pin Number
9013_nRESET	H19
9013_CLK	K21
9013_HS	K19
9013_VS	K18
9013_DE	H17
9013_D[0]	H18
9013_D[1]	N22
9013_D[2]	M22
9013_D[3]	K22
9013_D[4]	J22
9013_D[5]	H22
9013_D[6]	H20
9013_D[7]	G20
9013_D[8]	G22
9013_D[9]	G21
9013_D[10]	D22
9013_D[11]	E22
9013_D[12]	D21
9013_D[13]	E21
9013_D[14]	B21
9013_D[15]	A21
9013_D[16]	F21
9013_D[17]	M17
9013_D[18]	J16
9013_D[19]	F15
9013_D[20]	G17
9013_D[21]	G18
9013_D[22]	G15
9013_D[23]	G16

Part 3.6: SD Card Slot

The SD card (Secure Digital Memory Card) is a memory card based on the semiconductor flash memory process. It was completed in 1999 by the Japanese Panasonic-led concept, and the participants Toshiba and SanDisk of the United States conducted substantial research and development. In 2000, these companies launched the SD Association (Secure Digital Association), which has a strong lineup and attracted a large number of vendors. These include IBM, Microsoft, Motorola, NEC, Samsung, and others. Driven by these leading manufacturers, SD cards have become the most widely used memory card in consumer digital devices.

The SD card is a very common storage device. The extended SD card supports SPI mode and SD mode. The SD card used is a MicroSD card. The schematic diagram is shown in Figure 3-6-1.




Figure 3-6-1: SD Card Schematic




Figure 3-6-2: SD Card Slot on the Carrier board

SD card slot pin assignment:

SD Mode	
Signal Name	FPGA PIN
SD_CLK	AB12
SD_CMD	AB11
SD_CD_N	F14
SD_DAT0	AA13
SD_DAT1	AB13
SD_DAT2	Y13
SD_DAT3	AA14

Part 3.7: USB to Serial Port

The AX7203B FPGA development board includes the USB-UAR chip of Silicon Labs CP2102GM. The USB interface uses the MINI USB interface. It can be connected to the USB port of the upper PC for serial data communication with a USB cable. The schematic diagram of the USB Uart circuit design is shown in Figure 3-7-1:




Figure 3-7-1: USB to serial port schematic




Figure 3-7-2: USB to serial port on the Carrier board

Two LED indicators (LED3 and LED4) are set for the serial port signal, and the silkscreen on the PCB is TX and RX, indicating that the serial port has data transmission or reception, as shown in the following Figure 3-3-3




Figure 3-7-3: Serial Port communication LED Indicators Schematic

USB to serial port pin assignment:

Signal Name	FPGA PIN
UART1_RXD	P20
UART1_TXD	N15

Part 3.8: EEPROM 24LC04

AX7013 carrier board contains an EEPROM, model 24LC04, and has a capacity of 4Kbit (2*256*8bit). It consists of two 256-byte blocks and communicates via the IIC bus. The onboard EEPROM is to learn how to communicate with the IIC bus. The I2C signal of the EEPROM is connected to the BANK14 IO port on the FPGA side. Figure 3-8-1 below shows the design of the EEPROM




Figure 3-8-1: EEPROM Schematic




Figure 3-8-2: EEPROM on the Carrier board

EEPROM Pin Assignment

Net Name	FPGA PIN
EEPROM_I2C_SCL	F13
EEPROM_I2C_SDA	E14

Part 3.9: Expansion Header

The carrier board is reserved with two 0.1inch spacing standard 40-pin expansion ports J11 and J13, which are used to connect the ALINX modules or the external circuit designed by the user. The expansion port has 40 signals, of which 1-channel 5V power supply, 2-channel 3.3 V power supply, 3-channel ground and 34 IOs. **Do not directly connect the IO directly to the 5V device to avoid burning the FPGA. If you want to connect 5V equipment, you need to connect level conversion chip.**

A 33 ohm resistor is connected in series between the expansion port and the FPGA connection to protect the FPGA from external voltage or current. The circuit of the expansion port (J11) is shown in Figure 3-9-1.




Figure 3-9-1: Expansion header J11 schematic

The figure 3-9-2 detailed the J4 expansion port on the carrier board. The Pin1 and Pin2 of the expansion port are already marked on the board.




Figure 3-9-2: Expansion header J11 on the Carrier board

J11 Expansion Header Pin Assignment

Pin Number	FPGA Pin	Pin Number	FPGA Pin
1	GND	2	+5V
3	P16	4	R17
5	R16	6	P15
7	N17	8	P17
9	U16	10	T16
11	U17	12	U18
13	P19	14	R19
15	V18	16	V19
17	U20	18	V20
19	AA9	20	AB10
21	AA10	22	AA11
23	W10	24	V10
25	Y12	26	Y11
27	W12	28	W11
29	AA15	30	AB15
31	Y16	32	AA16
33	AB16	34	AB17
35	W14	36	Y14
37	GND	38	GND
39	+3.3V	40	+3.3V




Figure 3-9-3: Expansion header J13 schematic

The figure 3-9-4 detailed the J13 expansion port on the carrier board. The Pin1 and Pin2 of the expansion port are already marked on the board.




Figure 3-9-4: Expansion header J13 on the carrier board

J13 Expansion Header Pin Assignment

Pin Number	FPGA Pin	Pin Number	FPGA Pin
1	GND	2	+5V
3	W16	4	W15
5	V17	6	W17
7	U15	8	V15

9	AB21	10	AB22
11	AA21	12	AA20
13	AB20	14	AA19
15	AA18	16	AB18
17	T20	18	Y17
19	W22	20	W21
21	T21	22	U21
23	Y21	24	Y22
25	W20	26	W19
27	Y19	28	Y18
29	V22	30	U22
31	T18	32	R18
33	R14	34	P14
35	N13	36	N14
37	GND	38	GND
39	+3.3V	40	+3.3V

Part 3.10: JTAG Interface

A JTAG interface is reserved on the AX7203B FPGA carrier board for downloading FPGA programs or firmware to FLASH. In order to prevent damage to the FPGA chip caused by hot plugging, a protection diode is added to the JTAG signal to ensure that the voltage of the signal is within the range accepted by the FPGA to avoid damage of the FPGA chip.




Figure 3-10-1: JTAG Interface Schematic



Figure 3-10-2: JTAG Interface on the carrier board

Be careful not to hot swap when JTAG cable is plugged and unplugged.

Part 3.11: XADC interface (not installed by default)

The AX7203B carrier board has an extended XADC connector interface, and the connector uses a 2x8 0.1inch pitch double-row pin. The XADC interface extends three pairs of ADC differential input interfaces to the 12-Bit 1Msps analog-to-digital converter of the FPGA. One pair of differential interfaces is connected to the dedicated differential analog input channel VP/VN of the FPGA, and the other two pairs are differentially connected to the auxiliary analog input channels (analog channel 0 and analog channel 9). Figure 3-11-1 shows an anti-aliasing filter designed for three differential XADC inputs.




Figure 3-11-1: Anti-Aliasing filter Schematic




Figure 3-11-2: XADC Connector Schematic




Figure 3-11-3: XADC Connector on the Carrier board

XADC Pin Assignment

XADC Interface	FPGA Pin	Input amplitude	Description
1, 2	VP_0 : L10 VN_0 : M9	Peak to peak 1V	FPGA-specific XADC input channel
5, 6	AD9P : J15 AD9N : H15	Peak to peak 1V	FPGA-assisted XADC input channel 9 (can be used as normal IO)
9, 10	AD0P : H13 AD0N : G13	Peak to peak 1V	FPGA-assisted XADC input channel 0 (can be used as normal IO)

Part 3.12: keys

The AX7203B FPGA carrier board contains two user keys KEY1~KEY2. All keys are connected to the normal IO of the FPGA. The key is active low. When the key is pressed, the IO input voltage of the FPGA is low. When no key is pressed, The IO input voltage of the FPGA is high. The circuit of the key part is shown in Figure 3-12-1.




Figure 3-12-1: key Schematic




Figure 3-13-2: Two keys on the Carrier board

keys Pin Assignment

Net Name	FPGA PIN
KEY1	J21
KEY2	E13

Part 3.13: LED Light

There are seven red LEDs on the AX7203B FPGA carrier board, one of which is the power indicator (PWR), two are USB Uart data receiving and transmitting indicators, and four are users LED lights (LED1~LED4). When the board is powered on, the power indicator will light up; User LED1~LED4 are connected to the normal IO of the FPGA. When the IO voltage connected to the user LED is configured low level, the user LED lights up. When the connected IO voltage is configured as high level, the user LED will be extinguished. The

schematic diagram of the user LEDs hardware connection is shown in Figure 3-13-1.




Figure 3-13-1: The User LEDs Schematic



Figure 3-13-2: The User LEDs on the Carrier board

Pin assignment of user LED lights

Signal Name	FPGA PIN
LED1	B13
LED2	C13
LED3	D14
LED4	D15

Part 3.14: Power Supply

The power input voltage of the development board is DC12V, please use the power supply of the development board, do not use other power supplies, so as to avoid damage to the development board. The board also supports

power from the PCIe interface, as well as direct power from the ATX chassis power supply (12V).




Figure 3-14-1: Power supply method for AX7203B FPGA Board

The 4-channel DC/DC power chip ETA1471 on the expansion board converts the +12V voltage into +5V, +3.3V,+1.8V power supplies. In addition, the +5V power supply on the carrier board supplies power to the core board through the inter-board connector. The power supply design on the carrier board is shown in Figure 3-14-2 below:




Figure 3-14-2: Power supply Schematic on the Carrier board